Zobrazit minimální záznam

dc.contributor.authorKgakatsi, Thato Ernest
dc.contributor.authorGolovins, Eugene
dc.contributor.authorVenter, Johan
dc.date.accessioned2022-04-12T08:46:14Z
dc.date.available2022-04-12T08:46:14Z
dc.date.issued2022
dc.identifier.citationAdvances in electrical and electronic engineering. 2022, vol. 20, no. 1, p. 66 - 72 : ill.cs
dc.identifier.issn1336-1376
dc.identifier.issn1804-3119
dc.identifier.urihttp://hdl.handle.net/10084/146032
dc.description.abstractThis article presents an outline of Elec- tric Transient Disturbances (ETDs), represented by the ElectroStatic Discharge (ESD) in accordance with the Human-Body Model (HBM), on the AC-DC trans- fer measurement standard, represented by the Single- Junction Thermal Converter (SJTC) Thermal Ele- ment (TE). Mitigation technique against the power dissipation build-up, higher than the operational mar- gins recommended by a manufacturer, on the TE were proposed and modelled using Laplace Transform (LT) analysis. A mathematical model and an optimiza- tion algorithm were developed to determine the equiva- lent circuit model parameters of a Transient Overload Protection Module (TOPM) that would offer adequate protection against destructive power dissipation levels build-up on the TE. The mathematical model was de- veloped using an 8 kV ESD, which was expected to de- liver short-circuit current with a peak value of approx- imately 5.33 A through a load impedance of approxi- mately 1 mΩ. The ESD stress signal was injected into the TOPM connected in parallel with the TE. The ac- tive power dissipated by the SJTC TE per period of transient response was calculated from the current and voltage obtained from the mathematical analysis, and the results indicate a power dissipation of 10 mW by the TE. From the algorithm, the model parameter that noticeably influences the power dissipation capabilities of the TOPM is the inductance and it must be smaller than 1.2 nH. A CAD based simulation model was devel- oped and analysed. The simulation results agreed with the mathematical model.cs
dc.language.isoencs
dc.publisherVysoká škola báňská - Technická univerzita Ostravacs
dc.relation.ispartofseriesAdvances in electrical and electronic engineeringcs
dc.relation.urihttps://doi.org/10.15598/aeee.v20i1.4115cs
dc.rights© Vysoká škola báňská - Technická univerzita Ostrava
dc.rightsAttribution-NoDerivatives 4.0 International*
dc.rights.urihttp://creativecommons.org/licenses/by-nd/4.0/*
dc.subjectelectromagnetic transientscs
dc.subjectelectrostatic dischargescs
dc.subjectmetrologycs
dc.subjectnonlinear circuitscs
dc.subjectpower dissipationcs
dc.titleESD Stress Analysis and Suppression in a Single-Junction Thermal Convertercs
dc.typearticlecs
dc.identifier.doi10.15598/aeee.v20i1.4115
dc.rights.accessopenAccesscs
dc.type.versionpublishedVersioncs
dc.type.statusPeer-reviewedcs


Soubory tohoto záznamu

Tento záznam se objevuje v následujících kolekcích

Zobrazit minimální záznam

© Vysoká škola báňská - Technická univerzita Ostrava
Kromě případů, kde je uvedeno jinak, licence tohoto záznamu je © Vysoká škola báňská - Technická univerzita Ostrava