Simulation of electrical parameters for Ru/Ta2O5/SiO2/Si(p) high-k MOS structure
Loading...
Downloads
19
Date issued
Authors
Racko, J.
Harmatha, L.
Breza, J.
Benko, P.
Donoval, D.
Journal Title
Journal ISSN
Volume Title
Publisher
Žilinská univerzita v Žiline. Elektrotechnická fakulta
Location
Signature
License
Abstract
The contribution presents the results of simulation of direct tunnelling of free charge carriers through a thin gate
insulator in MOS structures consisting of a Ta2O5/SiO2 bilayer taking into account also indirect tunnelling of free charge
carriers through the SiO2/Si interface traps. The calculated I–V and C–V curves reveal the processes of electron and hole
tunnelling through the insulator-to-semiconductor potential barrier that can be divided into four classes.
Description
Delayed publication
Available after
Subject(s)
Citation
Advances in electrical and electronic engineering. 2008, vol. 7, no. 1, 2, p. 385-388.